



COPY OF PAPERS
ORIGINALLY FILED

1

METHOD AND ARRANGEMENT FOR DECODING CONVOLUTIONALLY ENCODED CODE WORD

RELATED ART

The invention relates to a method and arrangement for decoding a
5 turbo coded code word. In particular, the invention relates to decoding a code
comprising termination bits.

BACKGROUND OF THE INVENTION

In telecommunication systems, a transmission channel often
causes interference to data transmission. Interference occurs in all systems,
10 but in particular in wireless telecommunication systems the radio path
attenuates and distorts the signal to be transmitted in a variety of ways. On the
radio path, interference is typically caused by multipath propagation, various
fades and reflections and also other signals transmitted on the same radio
path.

15 To reduce the effects of interference various encoding methods
have been developed, which aim to protect the signal from interference and
which also aim to eliminate interference-induced errors in the signal. One
widely used encoding method is convolutional coding. In the convolutional
coding the signal to be transmitted, consisting of symbols, is encoded into
20 code words which are based on the convolution of the original signal with code
polynomials. The convolutional code is determined by the coding rate and the
coding polynomials. The coding rate (k/n) refers to the number (n) of produced
coded symbols in relation to the number (k) of symbols to be coded. The
encoder is often implemented by means of shift registers. The constraint
25 length K of the code often refers to the length of the shift register. The encoder
can be considered a state machine having 2^K states.

One encoding method further developed from the convolutional
code is a parallel concatenated convolutional code PCCC, which is also known
as a turbo code. One way to generate a PCCC code is to use two recursive
30 systematic convolutional encoders and an interleaver. The convolutional
encoders can be identical or different. The resulting code comprises a
systematic part which corresponds directly to the symbols at the encoder input
and two parity components which are the outputs of the parallel convolutional
encoders.

35 It is advantageous in practical implementations if the initial and final

states of the encoder are previously known. Therefore, the coding is often started at a given state and finished at a predetermined known state. In coding this encoder transition to a known, predetermined final state is called termination, and the bits to be encoded during the transition, the bits not being
 5 actual data, are called termination bits. The initial state often comprises only zero bits, and likewise, the termination transfers the encoder back to the zero state. However, this is not always necessary.

The function of the receiver, in turn, is to decode the coded signal that has propagated over the radio path and often distorted in a variety of
 10 ways. In general, the convolutional code is decoded by means of a so-called state diagram, i.e. trellis, which corresponds to the state machine of the encoder. The trellis presents the states of the encoder and the transitions between the states with necessary code words.

The target of the decoder is to determine the sequential states of
 15 the encoder, i.e. the transitions from one state into another. To determine the transitions, the decoder calculates so-called branch metrics which describe probabilities of different transitions. The branch metrics are proportional to the logarithms of transition probabilities. Hence, the sums of the metrics correspond to the mutual products of the probabilities. Low metrics correspond
 20 to high probability.

In some turbo coding methods, termination bits of code components are code-component-specific. This has a result that the termination bits of the code components of the code word require a different treatment from the rest of the code component. This is the case in particular if the termination method
 25 does not apply a turbo-code interleaver to the termination bits. The samples corresponding to the termination bits are called termination samples. at the receiver end: the receiver does not know the original termination bits (nor any other transmitted bits), because the radio path has distorted the received code word.

In general, the decoding algorithms of the turbo codes cannot utilize
 30 received code word samples remaining outside the effect of the interleaver, because these samples do not belong to the actual code word of the turbo code. Consequently, the samples corresponding to the termination bits, i.e. termination samples, have to be decoded in another manner than the samples
 35 of the actual code word.

BRIEF DESCRIPTION OF THE INVENTION

The object of the invention is thus to provide a method and an arrangement implementing the method such that a convolutional code comprising termination bits can be decoded advantageously. This is achieved with a method for decoding a turbo-coded code word comprising termination bits, in which method received code word samples are stored in a memory for decoding, the samples are applied to a decoder in a sequence required by the code structure, termination samples are grouped according to different code word components, one or more interleavers of the code are extended such that the extension part comprises addresses of systematic termination samples corresponding to termination samples of one or more parity components associated with each interleaver and addresses of extrinsic weight coefficients related to said systematic termination samples, an address of ascending order is formed after the samples of the actual code word such that the addresses of the extension part are ascending-order addresses of the extrinsic weight coefficients or of systematic termination samples corresponding to termination samples of one or more parities, and decoding is executed by using extended ascending address formation or one or more extended interleavers.

The invention also relates to an arrangement for decoding a turbo coded code word comprising non-interleaved termination bits, the arrangement comprising a memory for storing received code word samples, means for reading the samples into a decoder in a sequence required by the code structure. The arrangement comprises means for grouping the termination samples according to different components of the code word, means for extending one or more interleavers of the code such that the extension part comprises addresses of systematic termination samples corresponding to termination samples of one or more parity components associated with each interleaver and addresses of extrinsic weight coefficients related to said systematic termination samples, means for forming an address of ascending order after the samples of the actual code word such that the addresses of the extension part are ascending-order addresses of the extrinsic weight coefficients or of systematic termination samples corresponding to termination samples of one or more parities, and means for executing the decoding by using the extended ascending address formation and one or more extended interleavers.

Several advantages are achieved with the solution of the invention. In the arrangement according to the preferred embodiments of the invention, the decoder need not treat the termination samples as exceptional cases. In particular the invention is useful in connection with termination methods which
 5 do not apply a turbo interleaver to the termination bits of the code word.

In the solution according to the preferred embodiments of the invention the code components can be decoded with the same decoder irrespective of which code component is decoded with the proviso that the encoders of the code components are the same. The code components
 10 encoded with different polynomials need naturally be decoded with the decoders corresponding to the polynomials, but even in this case the solution of the invention makes the treatment of the termination samples uniform.

BRIEF DESCRIPTION OF THE DRAWINGS

In the following the invention will be described in greater detail in
 15 connection with the preferred embodiments, with reference to the attached drawings, wherein

Figure 1 is an example of a convolutional encoder transmitter and a receiver where to the solution of the invention can be applied;

Figure 2a, 2b and 2c illustrate an example of the structure of a turbo
 20 encoder and a turbo decoder;

Figure 3 illustrate memory treatment according to the preferred embodiments of the invention; and

Figure 4 illustrates a decoder solution according to the preferred embodiments of the invention.

25 DESCRIPTION OF PREFERRED EMBODIMENTS

With reference to Figure 1, let us first examine an example of a transmitter 100 and a receiver 102, in connection with which the solution according to the preferred embodiments of the invention can be applied. In the example of Figure 1, the transmitter 100 and the receiver 102 communicate by
 30 means of a radio channel 104. The transmitter 100 comprises a data source 106, which can be a speech encoder or any other data source. The output of the data source provides a transmitted signal 108 which is applied to a channel encoder 110, which in this case is a convolutional coder, preferably a turbo coder. The encoded symbols 112 are applied to a modulator 114, where
 35 the signal is modulated in a known manner. The modulated signal is applied to

radio frequency parts 116, where it is amplified and transmitted to a radio path 104 by means of an antenna 118.

On the radio path 104, the signal is subjected to interference and typically also noise. The receiver 102 comprises an antenna 120, by which it
 5 receives the signal that is applied via the radio frequency parts 122 to a demodulator 124. The demodulated signal is applied to a channel decoder 126, where the signal is decoded according to the preferred embodiments of the invention. From the decoder the decoded signal 128 is further applied to other parts of the receiver.

10 Figure 2a illustrates the structure of a typical turbo coder. The encoder comprises two encoders 200, 202 and an interleaver 204. The signal 108 to be coded is applied as such to the encoder output. This component is called a systematic part S of the code. The signal to be coded is also applied
 15 as such to a first encoder A 200 and an interleaver 204. The interleaved signal is applied to a second encoder B 202. The output signal P1 of the first encoder and the output signal P2 of the second encoder are called parity components of the code; P1 is a parity of the ascending order and P2 is a parity of the
 20 interleaved order. The ascending order refers to the address order in which the bits enter the encoder A 200. The interleaved order is the order in which the bits enter the encoder B 202. The encoders A and B can be either identical or different. They have a prior art structure.

One example of the encoder structure is studied in greater detail by means of Figure 2b particularly in view of termination. Typically, both the first
 25 and the second encoders 200, 202 consist of a shift register, i.e. subsequent memory locations 206 to 216, between which there are various connections either directly or via summing or subtracting means 218 to 232. In this example, both encoders are identical but this is not always necessarily the case. After the actual code word data bits have ended, the encoder is rendered in the same state as at the beginning of the code word. This
 30 termination takes place, for instance, using the solution of the figure, in which the feedback line 234, 236 of the encoder is applied to the encoder input by means of a switch 238, 240. First, the switch 238 of the encoder 200 is set in a termination position, i.e. such that the feedback line 234 also has a connection to the input of the encoder 200. In particular, two identical bits are inputted in
 35 an XOR summer 218, which results in a zero bit. At the same time, the encoder 202 is inactive. After three rounds the encoder 200 is stopped and the

encoder 202 is set in a termination state, i.e. its feedback line 236 is connected with the switch 240 to the input of the encoder 202 and the systematic bits are obtained at the output S2. Likewise, after three rounds the encoder 202 is set in the zero state.

5 If the contents of the memory elements 206, 208 and 210 are (a,b,c) at the beginning of termination of the encoder 200, the final result is as follows:

(systematic component) $S: b \text{ xor } c, a \text{ xor } b, a;$

(parity component) $P1: a \text{ xor } c, \quad b, a.$

10 The corresponding result applies to the encoder 202, but the systematic bits are obtained at point S2. The systematic bits obtained in connection with the termination are called systematic termination bits corresponding to said parity bits. The order of the termination bits at the end of the code word can be e.g. as follows:

15

$S_N, P1_N, S_{N+1}, P1_{N+1}, S_{N+2}, P1_{N+2}, S2_N, P2_N, S2_{N+1}, P2_{N+1}, S2_{N+2}, P2_{N+2};$

where N is the number of the data bits to be coded.

Figure 2c illustrates the general structure of a typical turbo decoder in the case of a 1/3 code. The decoder is inputted with the systematic component S_k and parity components $P1_k$ and $P2_k$ of the code. The decoder comprises two decoder units, a first unit A 242 and a second unit B 244. The first unit is inputted with the code's systematic component S_k , parity component $P1_k$ and the extrinsic weight coefficient UP_k from a previous iteration round. The weight coefficient comes from the output of the second unit B 244 through a de-interleaver 246. At the output of the first unit A 242 there is a new extrinsic weight coefficient UP_k which is applied to other parts of the receiver when necessary. The second unit B is further inputted with the code's systematic component S_k through the interleaver 250 and the parity component $P2_k$. The unit output comprises the new extrinsic weight coefficient UP_k which is applied through the de-interleaver 246 to the first unit 242 and an output B which comprises a soft and a hard decisions and which is applied to other parts of the receiver when necessary.

35 In practice, the interleavers 248 and 250 are often implemented by one interleaver. The decoder can also be implemented as a parallel

implementation. In that case the decoder units 242 and 244 are implemented by parallel decoders.

MaxLogMap calculation to be carried out in the decoder units consists of three main parts: forward-going path metric calculation, backward-
 5 going path metric calculation and a combination of forward and backward calculated path metrics for calculating a new extrinsic weight coefficient and a soft and a hard decisions. The new extrinsic weight coefficient is applied to a next iteration round as an input parameter, while the hard bit decision is made from the sign of the soft decision.

10 An example of the operation of the decoder is studied next in connection with the treatment of the termination samples. The code word samples received in the receiver are stored in a memory for decoding. The samples are applied to the decoder in a sequence required by the code structure. The code consists of a plurality of code components, such as a
 15 systematic component and parity components. In the solution according to the preferred embodiment of the invention the termination samples are grouped according to different code word components. Further, when extrinsic weight coefficients are calculated, the extrinsic weight coefficients corresponding to the termination samples of different parity components are positioned after the
 20 extrinsic weight coefficients of the actual code word. One or more interleavers of the code are extended such that the extended part comprises the addresses of the extrinsic weight coefficients and those of the systematic termination samples corresponding to the termination samples of the parity associated with each interleaver. The address space of the ascending order is
 25 extended by adding to the extension part the addresses of the extrinsic weight coefficients and those of the systematic termination samples corresponding to the termination samples of the parity of the ascending order.

Typically, the turbo code can be decoded code component by code component iteratively. In connection with MaxLogMap, LogMap or Map, the
 30 code component decoding employs, in the order defined by the code component, systematic code word samples, samples of the code component parity part and extrinsic weight coefficients obtained from a previous round. The turbo code is decoded both in direct and in interleaved order, and component decoding can be executed either in parallel or in serial. Let us
 35 assume that the length of the turbo code interleaver is N and the uncoded bits are numbered $0, 1, \dots, N - 1$. In the direct order, the number of the termination

bits of the encoded code word component is denoted by A , which equals the memory length of the encoder used and in the interleaved order the number of the termination bits of the encoded code component is denoted by B . Thus, the total length of the code word, the termination bits included, is
 5 $3*N+2*A+2*B$, the length of the actual code word being $3*N$. The length of each code word component, without the termination bits, is N .

An example of extending the ascending order and the interleaved order is studied. In decoding in the direct order, the addresses to the extrinsic weight coefficients, systematic components and parity components are as
 10 follows:

ewc: 0,1,2,..., $N - 1$, **N , $N + 1$, ..., $N + A - 1$** ;

sys: 0,1,2,..., $N - 1$, **N , $N + 1$, ..., $N + A - 1$** ;

par: 0,1,2,..., $N - 1$, **N , $N + 1$, ..., $N + A - 1$** .

The extension component of the address space of the ascending order is in
 15 italicized bold-type.

In decoding in the interleaved order, the addresses to the extrinsic weight coefficients, systematic components and parity components are as follows:

20 ewc: $F(0)$, $F(1)$, ..., $F(N - 1)$, **$F(N)$, $F(N + 1)$, ..., $F(N + B - 1)$** ;

sys: $F(0)$, $F(1)$, ..., $F(N - 1)$, **$F(N)$, $F(N + 1)$, ..., $F(N + B - 1)$** ;

par: 0,1,2,..., $N - 1$, **N , $N + 1$, ..., $N + B - 1$** ;

where F denotes an interleaver and F an extension component whose contents can read for example:

$F(N) = N + A$; $F(N + 1) = N + A + 1$;...; $F(N + B - 1) = N + A + B - 1$.

25 In this solution according to the preferred embodiment of the invention it is assumed that the systematic component of the termination of code components is placed in the memory after the actual systematic component as shown in Figure 3. In other words, the systematic termination samples (314) corresponding to the parity component of the ascending order
 30 are immediately after the systematic samples of the actual code word, which are followed by the systematic termination samples (316) corresponding to the interleaved parity component. The addresses of the extrinsic weight coefficients calculated by the turbo decoder can be generated in the same manner as the addresses of the systematic component.

35 Let us examine another manner to extend the ascending and the interleaved orders: the systematic termination samples of the interleaved order

are placed immediately after the actual systematic samples. Now, in decoding in direct order, the addresses to the extrinsic weight coefficients, the systematic components and the parity components are as follows:

5 ewc: 0,1,2,..., $N - 1$, **$N + B$, $N + B + 1$, ..., $N + B + A - 1$** ;
 sys: 0,1,2,..., $N - 1$, **$N + B$, $N + B + 1$, ..., $N + B + A - 1$** ;
 par: 0,1,2,..., $N - 1$, **$N + B$, $N + B + 1$, ..., $N + B + A - 1$** .

The extension part of the address space of the ascending order is in italicized bold-type. This differs from the corresponding point in the previous example.

10 In decoding in the interleaved order, the addresses to the extrinsic weight coefficients, the systematic component and the parity components are:

 ewc: $F(0)$, $F(1)$, ..., $F(N - 1)$, **$F(N)$, $F(N + 1)$, ..., $F(N + B - 1)$** ;
 sys: $F(0)$, $F(1)$, ..., $F(N - 1)$, **$F(N)$, $F(N + 1)$, ..., $F(N + B - 1)$** ;
 par: 0,1,2,..., $N - 1$, **N , $N + 1$, ..., $N + B - 1$** ;

15 where F denotes an interleaver and F an extension part whose contents in this case can read for example:

$F(N) = N$; $F(N + 1) = N + 1$; ...; $F(N + B - 1) = N + B - 1$;

which differs from the previous example, because the systematic termination samples are grouped in a different manner. It is obvious to a person skilled in the art that there are also other possibilities.

20 Figure 3 is examined, which illustrates the sample positioning in the memory. The topmost bar 300 thus comprises the extrinsic weight coefficients, i.e. the numerical values of the turbo feedback, and then in due order the samples of the systematic component 302 S , the first parity component 304 $P1_k$ and the second parity component 306 $P2_k$. The second last bar 308 illustrates the turbo interleaver and the extension part 322 thereof. The last bar 324 illustrates the ascending order and the extension part 326 thereof. It is assumed here that the length of the original uncoded data is N bits and the length of the turbo encoder memory is three, as in Figure 2b. The memory locations 0, 1, ..., $N - 1$ contain an actual code word, to which the turbo interleaver is applied as such. In the third bar 304, the memory locations 310 ($P1T_0$ to $P1T_2$) contain the termination samples of the first parity component, i.e. of the parity of the ascending order. In the fourth bar 306 the memory locations 312 ($P2T_3$ to $P2T_5$) contain the samples of the second parity component, i.e. of the parity associated with the interleaver. In the second bar 302, the memory locations 314 (T_0 to T_2) contain the samples of the systematic component corresponding to the termination samples of the first

parity component, and correspondingly, the memory locations 316 (T_3 to T_5) contain the samples of the systematic component corresponding to the termination bits of the second parity component. Further, in the first bar 300, the locations 318 (UPT_0 to UPT_2) contain the extrinsic weight coefficients
 5 corresponding to the termination samples of the first parity component, and in the locations 320 (UPT_3 to UPT_5) contain the extrinsic weight coefficients corresponding to the termination samples of the second parity component.

In the solution according to the preferred embodiment of the invention, one or more interleavers of the code are extended such that the
 10 extended part contains the addresses of the extrinsic weight coefficients and of the systematic termination samples corresponding to the termination samples of the parity associated with each interleaver. The address of the ascending order is formed after the actual data samples such that the addresses are those of the extrinsic weight coefficients and of the systematic
 15 termination samples of the ascending-order parity. Thus, decoding is carried out using extended, ascending address formation and one or more extended interleavers.

In the solution according to the preferred embodiment of the invention, the interleaver, or the interleavers if they are several, and the
 20 ascending order are extended such that each extension part designates the location of the sample of the systematic component of the code and the extrinsic weight coefficient in the same order as the termination is executed.

Next is studied Figure 4 which illustrates an example of the arrangement according to the preferred embodiment of the invention. The
 25 figure shows a memory 400 for storing received code word samples. The memory comprises specific blocks for a systematic component 402, for a first and a second parity components 404, 406 and for an extrinsic weight coefficient 408 to be calculated reiteratedly. The arrangement further comprises a multiplexer and control unit 410, which is arranged to read the
 30 samples into a decoder 412 from the memories 402 to 408 in a sequence required by the code structure and coding phase. From the decoder, the decoded bits 416 are further applied to other parts of the receiver.

The control unit 410 reads the samples of the code word to be decoded from the memories 402 to 408 according to the different code word
 35 components. The termination samples of the parity components are placed in the memories 404 and 406 after the samples of the actual code word parities.

The samples corresponding to the termination samples of the different parity components of the systematic component are, in turn, placed in the memory 402 after the actual code word samples. When the extrinsic weight coefficient is calculated, the old extrinsic weight coefficient applied to the decoder and a
5 new extrinsic weight coefficient coming from the decoder are placed in the memory 408. The interleaving unit 414 provides address information on the addresses required by interleaving, i.e. in which order the interleaved samples are applied to the decoder. The control unit 410 extends the interleaver such that the extended part comprises the addresses of the extrinsic weight
10 coefficients and of the systematic components corresponding to the termination samples of each parity component used. The control unit 410 extends the address space of the ascending order after the actual code word samples such that the addresses of the extension part are those of the extrinsic weight coefficients of the systematic termination samples
15 corresponding to the termination samples of the ascending-order parity.

Even though the invention is described in the above with reference to the example of the attached drawings, it is obvious that the invention is not restricted thereto but it can be modified in a variety of ways within the inventive idea disclosed in the accompanying claims.